Project

General

Profile

Improvement #605

Test and Simulation mode questions

Added by Carlos Rodriguez del Castillo over 1 year ago. Updated 4 months ago.

Status:
In Progress
Priority:
Normal
Category:
Standard clarification required
Start date:
12/02/2020
Due date:
% Done:

0%

Estimated time:
ID:
4
Source:
H30
TF Unique ID:
4 # H30
WG10 Proposal:

To be addressed in 10-3 edition 2.

Estimated Completion:
Discuss in Upcoming Meeting:
No
To discuss in WG10:
No
Short Proposal:
Standard(s):

IEC 61850-10-3


Description

10-3 does not currently address some of the concerns raised below.

1. Need clarity on the sequence of changing the test and simulation modes to be included in 10-3. (e.g. going into/out-of both test and simulation modes).
2. The current TR covers the breaker failure test sequences, and we will recommend Section 8.1 be re-structured to accommodate other scenarios (with/without simulation modes, with/without process level devices, etc.)
3. Need a scenario(s) that require simulated SV’s that need to be sync’d with process SV’s, such as bus bar protection, or power metering with a busbar VT. The current scenarios in 10-3 do not cover this. Need a simplified version of the test mode truth table from IEC 61850-7-4 Ed.2.1 to be included in 10-3.

#1

Updated by Carlos Rodriguez del Castillo over 1 year ago

  • Status changed from New to In Progress
  • WG10 Proposal set to To be addressed in 10-3 edition 2.
#2

Updated by Carlos Rodriguez del Castillo over 1 year ago

  • ID changed from 1 to 4
  • TF Unique ID changed from 1 # H30 to 4 # H30
#3

Updated by Vladan Cvejic 4 months ago

  • Discuss in Upcoming Meeting changed from Yes to No
  • To discuss in WG10 set to No

Also available in: Atom PDF